Use of analog circuit elements in active networks have become very common and the demand for their miniaturization is increasing day by day. Though several methods are available for the miniaturization of these elements through large scale integration on single chips, the performance is not very satisfactory in low-frequency applications, due to the presence of parasitic capacitance that is comparable to the capacitance of active elements. As a result, the desired response gets deviated and also noise is involved. In this paper, an attempt has been made to devise methods for the elimination or reduction of the influence of these parasitic capacitances on filter circuits.
INTRODUCTION
The use of electronic filters for selective frequency filteration has become a common application in various fields. For efficient use of these filters, it is desirable that a large number of filtering stages be fully integrated on a single IC so as to occupy as little silicon circuit area as possible.
In MOS integrated technology, it is relatively simple to achieve this objective due to the following advantages as compared to conventional techniques: (i) high integration density.
(ii) high precision and stability. (iii) ideal characteristics of MOSFET switches.
A more promising approach in filter design is the use of charge transfer devices (CTDs) to implement analog-sampled data transversal filters [1] . However, the performance is subjected to the following limitations: that, they are relatively inefficient in using the silicon area in implementing simple frequency response functions, the insertion losses are quite significant; and that they find it difficult to achieve the required level of noise performance with integrated MOS op-amps. Another 
Package parasitics
These result from lead inductances, pin capacitances, and mutual coupling between bonding leads. Therefore, the signal nodes that are electrically connected as package pins should always be either driven or at virtual ground.
EFFECTS OF VARIOUS PARASITICS ON THE FOLLOWING
Finite open loop gain of the op-amp (Fig. 4(a) If the op-amp is used to realize a unity gain buffer (Fig. 4(b) However, for non-inverting integration, the integrator is not affected by the parasitics. The frequency response of the switched-capacitor integrator is shown in (Fig. 6 ). This response deviates from the continuous one in a very different way.
The inherent switching process during sampling introduces an excess phase shift at frequencies approaching the clock frequency. 
The first term in the brackets is the response of an ideal continuous integrator and the rest of the expression is the duration from that response caused by the sampling process. The resulting excess phase shift due to the delay term will distort the frequency response of the complete filter in a way that is similar to the effects of excess phase shift in op-amp in conventional active R-C filters. Typically, the distortion takes the form of Q--enhancement, in which the response of the filter shows some undesirable peaking.
ELIMINATION OF VARIOUS PARASITIC EFFECTS

Methodl
In this method, an attempt is made to split the parasitic capacitance into a series combination of two capacitances (Fig. 7) .
One capacitance is formed between the polysilicon lower electrode and the P-well and the other between the p-well and the back gate of the substrate.. Thus, the loading effect of Cpw on node N2 is a minimum and Cws does not affect the floating node 'N2' at all. 
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Method--2 (Fig. 8) (Fig. 10) .
The input/output relations for the circuit are given by
If the same circuit is analyzed in switched-capacitor form, then the equations relating the input and output will be as per 
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The expression (10) can be modified in view of (Fig. 10) 
